

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 01/04/2005

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/535,233	03/24/2000	Masaya Kadono	SEL 171 1670	
7590 01/04/2005			EXAMINER	
Cook Alex McFarron Manzo Cummings & Mehler Ltd			COLEMAN, WILLIAM D	
200 West Adams Street Suite 2850		ART UNIT	PAPER NUMBER	
Chicago, IL 6	0606		2823	

Please find below and/or attached an Office communication concerning this application or proceeding.

9)				
i	Application No.	Applicant(s)		
	09/535,233	KADONO ET AL.		
Office Action Summary	Examiner	Art Unit		
	W. David Coleman	2823		
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address		
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	86(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).		
Status				
1) Responsive to communication(s) filed on <u>21 October 2004</u> .				
2a)☐ This action is FINAL . 2b)☒ This	, 			
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.				
Disposition of Claims				
4) ☐ Claim(s) 1-36 is/are pending in the application. 4a) Of the above claim(s) 1-10 is/are withdrawr 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 11-36 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	n from consideration.			
Application Papers				
9) The specification is objected to by the Examiner.				
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.				
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).				
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.				
Priority under 35 U.S.C. § 119				
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list 	s have been received. s have been received in Applicat rity documents have been receiv u (PCT Rule 17.2(a)).	ion No ed in this National Stage		
Attachment(s)				
1) Notice of References Cited (PTO-892)	4) Interview Summary			
Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	Paper No(s)/Mail D 5) Notice of Informal I 6) Other:	ate Patent Application (PTO-152)		

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on October 21, 2004 has been entered.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -


- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 11-8, 23-32 and 34-35 are rejected under 35 U.S.C. 102(b) as being anticipated by Kern, "Handbook of Semiconductor Wafer Cleaning Technology", Science, Technology and Applications, Noyes Publication, Westwood, New Jersey, USA 1993, pp. 1-151, 274-339 and 433-496.
- 4. <u>Kern</u> discloses a semiconductor process as claimed.

Pertaining to claim 1, <u>Kern</u> teaches a method of manufacturing a semiconductor device, comprising steps of:

forming a semiconductor film (i.e., device surface as disclosed on pp. 3, which is distinct from the wafer surface) formed over a substrate;

Art Unit: 2823

spinning the substrate (see FIG. 7, where motor/motor shaft spins multi-position turntable around on-center spray-post);



applying an etching solution to a surface of said semiconductor film and scattering the etching solution during said spinning, thereby contaminating impurities are removed from the surface by the step of applying the etching solution; and then

forming a gate insulating film in contact with said semiconductor film from the surface of which the contaminating impurity has been removed (the Examiner takes the position that since

Art Unit: 2823

Kern teaches fabricating DRAM devices of ULSI silicon circuits, it is well known that DRAM devices require gate insulators as part of the fabrication scheme).

- 5. Pertaining to claim 12, <u>Kern</u> teaches a method according to claim 11, wherein the contaminating impurity is at least one element selected from periodic table group 1 elements or periodic table group 2 elements (page 9).
- 6. Pertaining to claim 13, <u>Kern</u> teaches a method according to claim 11, wherein the contaminating impurity element is at least one element selected from the group consisting of Na, K, Mg. Ca and Ba (page 9).
- 7. Pertaining to claim 14, <u>Kern</u> teaches a method according to claim 11, wherein the contaminating impurity is removed by an acidic solution containing fluorine (table 5, pp. 126)

Table 5. The Effect of HCI Addition into an HF Oxide Stripping Solution on Metallic Contamination on Silicon Wafer Surfaces (42) Stripping Solution SIMS Relative Element Concentration Na K Al MQ Ca Fe 10% HF 7 6 10 60 8 10% HF + HCI* 10 10 4 2 Concentration not defined in reference.

Pertaining to claim 15, <u>Kern</u> teaches a method of manufacturing a semiconductor device, comprising steps of:

forming at least one semiconductor island over a substrate (please see FIG. 29, on pp 483). spinning the substrate (as disclosed in the rejection of claim 11);

Art Unit: 2823

Page 5

applying an etching solution to a surface of said semiconductor island and scattering the etching solution during said spinning, thereby contaminating impurities are removed from the surface by the step of applying the etching solution; and then

forming a gate insulating film over said semiconductor island after the contaminating impurities are removed from the surfaces (please note that the Examiner takes since Kern teaches fabricating DRAM devices, this limitation has been met).

- 8. Pertaining to claim 16, <u>Kern</u> teaches a method according to claim 15, wherein said etching solution is selected from the group consisting of hydrofluoric acid, dilute hydrofluoric acid, ammonium fluoride, buffered hydrofluoric acid (BHF, hydrofluoric acid and aqueous hydrogen peroxide (FPM), and a solution mixture including ammonium hydrofluoride (NH₄HF₂) and ammonium fluoride (NH₄F) (LAL500).
- 9. Pertaining to claim 17, <u>Kern</u> teaches a method according to claim 15, wherein the contaminating impurity is at least one element selected from periodic table group I elements or periodic table group II elements (please see the rejection of claim 13 above).

Pertaining to claim 18, <u>Kern</u> teaches a method according to claim 15, wherein the contaminating impurity element is at least one element selected from the group consisting of Na, K, Mg, Ca, and Ba.

10. Pertaining to claims 23 and 27, <u>Kern</u> teaches a method of manufacturing a semiconductor device, comprising steps of:

forming a gate wiring over a substrate;

spinning the substrate;

applying an etching solution to surfaces of said substrate and said gate wiring and scattering the etching solution during said spinning, thereby contaminating impurities are removed from the surfaces by the step of applying the etching solution; and then forming a gate insulating film and a semiconductor film over said gate wiring after the contaminating impurities are removed from the surfaces (the Examiner takes the position that since Kern teaches the fabrication of various semiconductor devices, the wiring layer is inherent).

- 11. Pertaining to claims 24, 28 and 31, Kern teaches a method according to claims 11, 23 and 27, wherein said etching solution is selected from the group consisting of hydrofluoric acid, dilute hydrofluoric acid, ammonium fluoride, buffered hydrofluoric acid (BHF, hydrofluoric acid and aqueous hydrogen peroxide (FPM), and a solution mixture including ammonium hydrofluoride (NH₄HF₂) and ammonium fluoride (NH₄F) (LAL500).
- 12. Pertaining to claim 25 and 29, <u>Kern</u> teaches a method according to claims 23 and 27, wherein the contaminating impurity is at least one element selected from periodic table group I elements or periodic table group II elements.
- 13. Pertaining to claims 26 and 30, <u>Kern</u> teaches a method according to claims 23 and 27, wherein the contaminating impurity element is at least one element selected from the group consisting of Na, K, Mg, Ca, and Ba..
- 14. Pertaining to claims 33, 34 and 35, <u>Kern</u> teaches a method according to claims 15, 23 and 27, wherein the contaminating impurity is removed by an acidic solution containing fluorine (see 5.1 pp. 310).

15. Claims 19-22 and 36 are rejected under 35 U.S.C. 102(b) as being anticipated by Chiyou et al., Patent Abstracts of Japan 11-016866.

Chiyou discloses a semiconductor process as claimed.

16. Pertaining to claim 19, <u>Chiyou</u> teaches a method of manufacturing a semiconductor device, comprising steps of:

forming a semiconductor film 3 formed over a substrate 1;

crystallizing said semiconductor film [0052]

spinning the substrate [0051];

forming at least one semiconductor island over said substrate by patterning the crystallized semiconductor film [see Drawing 3];

applying an etching solution to a surface of said semiconductor film and scattering the etching solution during said spinning, thereby contaminating impurities are removed from the surface; and then forming a gate insulating film over said semiconductor island after the contaminating impurities are removed from the surfaces by the step of applying the etching solution; and

forming a gate electrode over said gate insulating film (please note that since <u>Chiyou</u> teaches DRAM, EPROM, MPU and switching transistor and a liquid crystal display the gate electrode and gate insulating layer is well known to be incorporated in the above devices).

17. Pertaining to claim 20, <u>Chiyou</u> teaches a method according to claim 19, wherein said etching solution is selected from the group consisting of hydrofluoric acid, dilute hydrofluoric acid, ammonium fluoride, buffered hydrofluoric acid (BHF), hydrofluoric acid and aqueous

hydrogen peroxide (FPM), and a solution mixture including ammonium hydrofluoride (NH_4HF_4) and ammonium fluoride (NH_4F) (LAL500).

- 18. Pertaining to claim 21, <u>Chiyou</u> teaches a method according to claim 19, wherein the contaminating impurity is at least one element selected from periodic table group I elements or periodic table group II elements (the Examiner takes the position that it is well known that metal ions from the group I and group II elements of the periodic table as conventional contaminants for the silicon process).
- 19. Pertaining to claim 22, <u>Chiyou</u> teaches a method according to claim 19, wherein the contaminating impurity element is at least one element selected from the group consisting of Na, K, Mg, Ca and Ba (the examiner takes the position that the claimed elements are one of the major sources of contaminants).
- 20. Pertaining to claim 36, <u>Chiyou</u> teaches a method according to claim 19, wherein the step of crystallization is performed by irradiating a laser light [0046].

Conclusion

- 21. Any inquiry concerning this communication or earlier communications from the examiner should be directed to W. David Coleman whose telephone number is 571-272-1856. The examiner can normally be reached on 9:00 AM-5:00 PM.
- 22. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on 571-272-1855. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2823

Page 9

Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

W. David Coleman Primary Examiner Art Unit 2823

WDC